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As the aging population is worldwide growing, health care issues
related to aging have attracted much attention from not only policy makers
but also engineering communities. The novel engineering solutions in
health care could bring tangible benefits for elderly people who suffer
from chronic diseases. Among many engineering solutions related to
health care, wireless systems are essential. Wireless data communication
is the most common application. Data must be transmitted and
received in a secure channel under low power consumption. Other
applications include contact-less vital-sign detection such as radar for
remote sensing of heartbeat and respiration. In recent years, there
has been increasing interest in implementing low-complexity, low-power,
multi-functional wireless transceivers for biomedical applications. Among
all the wireless techniques for biomedical applications, Impulse-radio
Ultra-wideband (IR-UWB) is of special interest. In this research, we focus
on system architecture and circuit design of low-complexity, low-power,
multi-functional IR-UWB transceivers.
The first part of the thesis introduces an inductor-less IR-UWB
transceiver for wireless short-range communication and vital-sign sensing.
The all-digital transmitter generates IR-UWB pulses using an edge
combining technique and consumes 21.6 pJ/pulse at 10 Mbps. A
vii
CHAPTER 0. Abstract
novel active-inductor-based technique is used to achieve ultra-wideband
input impedance matching in the receiver. The non-coherent receiver
includes a simple demodulation and synchronization circuit which achieves
self-synchronization without any on-chip or external oscillator. The receiver
consumes 6.4 mW and achieves a sensitivity of -64 dBm at 10 Mbps.
The transceiver is implemented in a 65 nm digital CMOS process and
tested in a QFN40 package. The transmitter and receiver occupy only
0.03 mm2 and 0.01 mm2 respectively. Measurement results show that the
transceiver/radar is capable of sensing the humans respiratory rate when
the time interval is measured by a fast sampling digital oscilloscope.
The second part of the thesis presents the design and measurement
results of a low-power energy-efficient IR-UWB transmitter for short-range
communication and vital-sign sensing, as well as the design of an IR-UWB
receiver with a coarse-fine Time-to-digital Converter (TDC) for radar
application. In the IR-UWB transmitter, a digitally-controlled oscillator
(DCO) generates the carrier frequency and a True Single-Phase Clocking
(TSPC) mask generator works as pulse shaper. The cascode transistors
in the output driver stage reduce the leakage power while combining
the oscillator output and the masks. The transmitter achieves a total
pulse energy of 37.9 pJ/pulse with a transmission efficiency of 8.6 %.
The maximum output voltage amplitude is 0.94 V. The leakage power
is only 0.73 µW, which makes it a promising candidate for low-data-rate
biomedical IR-UWB transceiver. The power scaling plot shows that the
power consumption of the transmitter scales linearly with the data rate
down to about 20 kbps. The transmitter is implemented in a 130 nm digital
CMOS process and tested in a QFN package. The transmitter occupies
0.146 mm2. In the IR-UWB receiver, a multiple-phase Digitally-controlled
Oscillator (DCO) is used as the coarse TDC while the fine TDC is
realized by a Sigma-delta Time-to-digital Converter (SDTDC). The TDC
is designed to achieve a fine resolution with a large dynamic range.
viii
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The third part of the thesis shows a case study in which the IR-UWB
transceiver is integrated with biomedical sensors in a System-on-a-chip
(SoC). The SoC includes an Electrocardiography (ECG) sensor front-end,
a Level-crossing (LC) based asynchronous ADC, a low-power IR-UWB
transmitter and an on-chip antenna. Implemented in 130 nm digital
CMOS process, the system consumes 2.89 µW with a 1.2 V supply while
transmitting the raw ECG data.
ix
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Integrated circuit technologies have changed our life by providing us
products with faster computing speed, more storage capacity and increasing
mobility for decades. In recent years, the rapid scaling of Complementary
Metal-Oxide-Semiconductor (CMOS) technology leads to the reduction
of the feature sizes of the transistors. This increases the speed of the
transistors and enables more transistors to be fabricated per unit chip area
which facilitates integration of more functionalities. Though advanced
CMOS technology continuously improves the performance of the digital
circuits, it poses challenges for the analog circuit designers with reduced
transistor intrinsic gain, increased reliability issues, inferior Signal-to-Noise
Ratio (SNR) and incomplete or inaccurate device models. Integrating
analog and/or Radio-frequency (RF) circuits with digital circuits in SoC,
which of great interests for most people from academia and industry, is still
a challenging task. Promising approaches for improving the performance
of analog/RF circuits exploit the increasing speed and area efficiency of
the digital counterparts [2]. Digitally assisted analog circuits are widely
used in modern circuits and the performance of the analog/RF circuits are
1
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increased continuously when the CMOS technology node approaches 10
nm. Some researchers even push more boldly in investigation of replacing
the traditional analog/RF circuits with all-digital circuits [3].
Wireless technology is everywhere around us. Modern wireless
technology evolves into countless products and occupies a trillion-dollar
market from the original Maxwell’s equations and quantum physics
theories. Most of the people can be connected wirelessly by 3G/Long
Term Evolution (LTE) mobile networks worldwide and Wireless Local Area
Network (WLAN) is indispensable for many people at office or at home.
The future of the wireless technology will be into several directions. 5G
mobile network, which is possible to be implemented within this decade,
aims at providing subscribers with super-high-speed wireless connections
[4]. Internet of Things (IoT) comes to age when the internet networks
expand to places such as manufacturing plants, power grids, healthcare
facilities and transportation. IoT connects uniquely identifiable embedded
computing devices within the existing internet infrastructure. In the future,
it is very likely that every electronics device could be connected wirelessly.
Requirements for next-generation wireless networks include increasing data
rate, high Quality of Service (QoS) and better network security. There will
be huge demands for wireless devices with low power, low cost and high
reliability in the next few decades.
There is an increasing interest in low-power wireless technologies
for biomedical applications. The global medical semiconductor market
revenue will be doubled from $ 3.2 billion in 2009 to $ 6.8 billion in 2017
and wireless devices is one of the main forces that boost the growth [5].
With the migration from the expensive hospital-centric therapies to the
low-cost patient-centric disease management and health monitoring in
the daily life, more wirelessly connected biomedical devices are desired.
2
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Recent achievements in integrating low-energy biosensor, low-power signal
processing and storage units with wireless communication techniques
has made a non-invasive, low-cost, continuously-monitoring wearable
healthcare system possible [6]. Continuous monitoring of human’s health
condition with reliability and agility demands the following requirements
for the wireless techniques. First, continuous operation covering 24
hours for several days requires that the whole system runs under quite
low power. Provided with the constraint of the size of battery and
charging intervals, the wireless transmission is required to operate in
low power consumption and high energy efficiency. Second, the wireless
transmission must always be reliable. Sparkle events that endanger people’s
lives must be recorded and transmitted swiftly anytime in the whole
continuous monitoring period. Any intermittent system or device fault is
intolerable. Third, the wireless transmission must follow certain worldwide
approved standards to facilitate successful wireless access and connection
in different environments. Apart from the wireless communication which
is very important in biomedical applications, there are other roles wireless
techniques are able to play. Contact-less vital-sign monitoring could be a
valuable tool in sleep monitoring and home health care systems, in which
perturbation by the contact or invasive sensor system is undesirable [7].
For some implantable biomedical devices, power is delivered wirelessly and
contact-less, high-efficiency power transfer has been a research focus [8].
1.1 Motivation
Wireless biomedical circuits can be grouped into several categories
based on the applications. Wireless data communication is the most











Figure 1.1: Wireless techniques in biomedical applications. (a) Wireless




and Wireless Sensor Network (WSN), as shown in Fig. 1.1(a). The
wireless sensor nodes in the WBAN or WSN should meet the following
requirements: minimum form factor, minimum weight and cost, low-power
operation, compatibility with standard-based protocol, and user-specific
configurability and customization. Another application is contact-less
vital-sign detection such as radar for remote sensing of heartbeat and
respiration as shown in Fig. 1.1(b). Examples of this application include
patient motion monitoring, sleep apnea alert and continuous vital-sign
recording.
For all these applications mentioned above, low emission level, low
power, and low cost are essential requirements. Low emissions ensure
the Electromagnetic (EM) radiation does not cause hazardous effects
to the human body. Low power consumption is required to ensure
long battery life, which is crucial for prolonged continuous operation,
especially in portable and implantable systems. Low cost is important
for affordable treatment and health monitoring, as well as enabling
minimal-cost disposable solutions. Configurable wireless circuits which are
able to accomplish different tasks are favorable because of cost reduction
and easy SoC integration. A configurable multi-functional chip that serves
both wireless data communication and remote sensing is highly desirable
in wireless biomedical systems.
1.2 UWB Standard and Technology
In 2002, the Federal Communication Commission (FCC) released a
new unlicensed Ultra-wideband (UWB) frequency domain of 3.1-10.6 GHz





Figure 1.2: UWB standard mask. (a) FCC (US). (b) ECC (Europe). (c)
Japan. (d) Korea.
(-41.3 dBm/MHz) [9] is very low and the potential harmful physiological
effect from the EM radiation is weak. Fig. 1.2 shows the frequency masks
regulated by different countries. The very low Power Spectrum Density
(PSD) avoids interference with existing Narrow-band (NB) communication
systems. The ultra-low PSD is compensated by the ultra-wide bandwidth
to support wireless transmission. Due to the very low transmitted power
allowed by the regulation, UWB technology may not be able to support
reliable wireless signal transmission over a long distance; e.g. tens of meters.
However, it provides exciting opportunities for some specialized medium
or short-distance applications. One application using UWB technology
targets at wireless data transmission at rates of hundreds of Mbps or a few
Gbps for consumer electronics such as wireless USB [10] and inter-chip
communications [11], [12]. Apart from the high-speed systems which
take advantage of the narrow pulse width of the UWB signals, another
category of systems exploits the heavy duty-cycling of the UWB signal
6
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transmission which leads to significant power reduction for low-data-rate
wireless communication. This is a huge advantage for applications such as
WSN, WBAN or implantable systems in which power conservation is one
of the top requirements [13–15].
The large bandwidth of the UWB signal translates to very narrow
pulses in the time domain. The pulse-like nature of the UWB signal not
only enables heavy duty-cycling of the circuit which reduces the power
consumption significantly, but also allows high-resolution positioning,
localization and sensing [16,17].
In 2012, Part 15.6 of the IEEE 802 standard was finalized with focus
on Wireless Body Area Networks [18]. The standard defines the Medium
Access Control (MAC) layers supporting several Physical (PHY) layers. In
the IEEE 802.15.6 standard, UWB PHY layer is chosen as an option for
implementing low power, medium or low-data-rate wireless communication.
Transceiver chips in compliance with the IEEE 802.15.6 standard has been
reported [19], though there has been no reported work integrating both the
NB and UWB PHY layer implementations so far.
For UWB technology, several approaches for PHY implementation
are possible: Multiband Orthogonal Frequency-division Multiplexing
Ultra-wideband (MB-OFDM-UWB), Frequency-modulated
Ultra-wideband (FM-UWB), and Impulse-radio Ultra-wideband
(IR-UWB). MB-OFDM-UWB divides the ultra-wide full band into
several narrower sub-bands and use traditional coherent transceivers to
perform the modulation and demodulation. MB-OFDM-UWB is designed
to provide high-rate data transmission and is power hungry with complex
circuitry. FM-UWB is an analog implementation of a spread-spectrum
system that targets short-range (1-10 m) applications with bit rate up
7
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to 100 kbps. Local Oscillator (LO) or carrier synchronization at the
FM-UWB receiver is not required which results in a simple transceiver
architecture.
1.3 IR-UWB for Low-power Wireless
Solutions
IR-UWB is widely investigated for use in low-power biomedical or
sensor applications. IR-UWB takes the advantage of the wideband nature
by sending and receiving very short pulsed signals. As stated previously, the
pulse-like nature of the IR-UWB signal not only enables heavy duty-cycling
of the circuit, which reduces the power consumption significantly, but also
allows high-resolution localization and sensing. Mostly-digital or all-digital
circuitry could be used because of the wideband signal characteristics.
The IR-UWB system is able to achieve lower circuit complexity and
low power consumption. Because of the pulse nature, IR-UWB wireless
transceiver can be designed to support a wide-range of data rates, and the
power consumption is highly scalable with the data rate. State-of-the-art
CMOS IR-UWB transceivers support data rates from several hundred kbps
to several Gbps. The power consumption ranges from several tens of
microwatts to several hundred milliwatts.
This thesis focuses on IR-UWB. Our objective to design
mostly-digital, low-power, CMOS IR-UWB transceivers for biomedical
applications. By reviewing the reported state-of-the-art designs, our works
are designed to achieve the following goals in several directions. First,
the total power consumption should be further reduced while the power
efficiency should be increased compared with the reported works. The
8
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design of the IR-UWB transceiver should accommodate the application
requirements and the link budget while achieving good performance. Not
only the active power, but also the static power should be minimized to
achieve better power efficiency and make power consumption scaling to
lower data rates possible. Second, the cost of the IR-UWB transceiver
should be minimized. The number of off-chip components should be
reduced. To facilitate a SOC solution, the on-chip area should also be
minimized, which indicates less use or absence of on-chip passive inductors.
We will also explore the opportunity of using on-chip antennas to further
reduce the off-chip components, thus making efforts in realizing a disposable
biosensor solution. Last but not the least, we would like to design IR-UWB
transceivers which can be used not only for short-range communication, but
also for micropower vital-sign radar sensor. Multifunctional transceivers
are investigated in different application scenarios.
1.4 Organization of the Thesis
The thesis is organized as follows: Chapter 2 reviews different
UWB techniques and PHY implementations, with focus on literature
reviews of the state-of-the-art IR-UWB transceivers and pulse shape design.
Chapter 3 covers the design of an inductorless IR-UWB transceiver for
wireless short-range communication and vital-sign sensing. Link budget
calculations and system architecture will be discussed first. The design
procedures and measurement results follow. Chapter 4 introduces the
design and measurement results of a low-power energy-efficient IR-UWB
transmitter with LO and mask combining technique. It also includes the
design of an IR-UWB receiver with a coarse-fine TDC. Chapter 5 shows a
case study in which the IR-UWB transceiver is integrated with biomedical
9
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Review of UWB Technologies
2.1 MB-OFDM-UWB
MB-OFDM-UWB is a frequency domain solution and targets
high-data-rate communication while consuming considerable power.
MB-OFDM-UWB works in similar ways as narrow-band communication
systems by dividing the ultra-wide full band into several sub-bands
[10,20–23]. It was adopted by the WiMedia Alliance supporting data rates
from 53.3 to 480 Mbps [24]. The wireless link supports data transmission of
high data rates which is comparable to wired applications such as USB2.0.
The full ultra-wide 3.1-10.6 GHz band is divided into 14 sub-bands each
with a bandwidth of 528 MHz (Fig. 2.1). Each band is further divided into
128 subchannels. The MB-OFDM-UWB is able to transmit and receive
very high-rate data. However, the power consumption is also high. Most
of the reported MB-OFDM-UWB transceivers consumes power of tens or
hundreds of milliwatts [10, 20–23]. The high power consumption makes it
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Figure 2.1: MB-OFDM UWB band group allocation
Figure 2.2: FM-UWB transceiver block diagram. (a) FM-UWB transmit-
ter. (b) FM-UWB receiver. [1]
unsuitable for low power biomedical applications. Integration with other
biomedical circuits such as analog front-end, Digital Signal Processing
(DSP) circuits is also difficult because the complex circuit architecture
requires a large chip area.
2.2 FM-UWB
FM-UWB is an analog implementation of a spread-spectrum system
that targets short or medium-range (1-10m) applications with bit rates up
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to 100 kbps. It is included in IEEE 802.15.6 WBAN standard [18]. The
advantages of FM-UWB include the low-complexity circuit architecture
without requiring carrier synchronization and the immunity to interference
because of its high frequency band (7.5-8.5 GHz) (Fig. 2.2). The data rate
of FM-UWB transceiver, however, is mostly lower than 100 kbps [1, 25].
This restricts its use in some of the medium data-rate applications.
2.3 IR-UWB
IR-UWB does not use modulated carriers but ultra-short and
modulated pulses to transmit and receive data. The carrierless and
pulse-like nature leads to a large idle-to-active duty cycle ratio when
the data rate is low. When there is no pulse transmitted and received,
the transceiver circuits can be switched off to conserve energy. Digital
circuitry could be intensively used in IR-UWB for two reasons. First,
we could exploit the novel mostly-digital or all-digital circuits to generate
the IR-UWB pulses. The continuing scaling of the digital CMOS process
provides us with digital gates with smaller delay and decreasing transition
power, which could be utilized to produce ultra-fast pulses with very large
bandwidth. Second, digital circuits do not consume static power when
there is no active transitions. If the IR-UWB system is implemented
in an almost-digital or all-digital manner, the power consumption is the
combination of the active power which is present for only the pulse
durations, and the leakage power which is dominant in the intervals between
the pulses.
The special characteristics of IR-UWB has led to great interest in the
development of low-power and cost-effective IR-UWB transceivers, though
15
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challenges still exist. Though the heavy duty-cycling is able to significantly
reduce the active power, the leakage power could not be neglected when
the data rate is very low. In the biomedical systems such as portable ECG
devices [26], the power consumption of the sensor front-end, ADC and DSP
is so low that the RF transceiver consumes the most amount of power [27].
If the power consumption of the biosensor SoC is constrained tightly, the
leakage power of the transceiver must be carefully examined. Due to the
required driving capability on the antenna impedance in the transmitter
and noise and gain requirements in the receiver, some of the transistors in
the IR-UWB transceivers can be very large and the leakage power could
not be neglected.
The other challenge lies in the receiver synchronization and
demodulation. The coherent receiver architecture requires a frequency
synthesizer or a template generator which increases the circuit complexity
and power consumption [14, 28]. The non-coherent IR-UWB transceiver
architecture thus has been widely used in low-power and low-cost
applications [13,15,29–31]. In the non-coherent receiver, the UWB pulse is
detected by self-mixing or energy detection and an oscillator is not required
in the radio front-end. In the wireless communication application, however,
this simplicity is penalized due to the complex baseband demodulation and
synchronization. The conventional implementation requires a Phase-locked
Loop (PLL) or a Delay-locked Loop (DLL) for clock and data recovery [32].
Some of the reported works did not use PLL or DLL in the baseband [33].
However, the circuit is still complex and power hungry. Many of the
reported IR-UWB works focus only on the analog/RF front-end design.
The outputs of the transceivers are in the form of pulse trains. This is
difficult for DSP to perform synchronization and demodulation. Energy
efficient synchronization and demodulation is still one of the challenges in
IR-UWB design.
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As mentioned in previous sections, the pulse-like nature of the
IR-UWB not only enables heavy duty-cycling of the transceiver circuits
which reduces the power consumption significantly, but also allows
for high-resolution, real-time localization and remote sensing. Many
references reported discrete or integrated solutions for IR-UWB ranging
and localization [13, 14, 16]. Ultra-short UWB pulses in the time domain
help IR-UWB achieve ranging resolution of several millimeters. Real-time
CMOS IR-UWB radars for human vital sign monitoring and illness
diagnosis have been reported in [17,34,35].
In this research work, IR-UWB is chosen for transceiver
implementation. In Chapter 3, the transceiver utilizes the advantages of
IR-UWB in both low-power wireless data transmission and high-resolution
remote sensing. The analog/RF part is reused in communication and radar
modes and digital baseband is reconfigured for different operation modes.
Improved synchronization and demodulation circuits are introduced. In
Chapter 4, the leakage reduction in IR-UWB transmitter and transmission
efficiency enhancement will be discussed.
The following two subsections give reviews on state-of-the-art
IR-UWB transceiver architectures and circuits. Pulse design and pulse
shaping will also be discussed.
2.3.1 Review of State-of-the-art IR-UWB
Transmitter Architecture and Circuit
IR-UWB pulses can be generated by four different methods:
Upconversion, Baseband pulse + Pulse shaper, Digital-to-analog Converter
(DAC) direct synthesis and Digital synthesis. (Fig. 2.3)
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Figure 2.3: Topology of IR-UWB Transmitters. (a) Upconversion. (b)
Baseband pulse + Pulse shaper. (c) DAC direct synthesis. (d) Digital
synthesis.
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The first one is an extension of the traditional narrow-band approach
(Fig. 2.3(a)). The baseband signal is up-converted by an LO oscillating at
the carrier frequency [36]. The LO generator and the frequency upconverter
use quite an amount of power. A derivation of this approach is the pulsed
oscillator in which the oscillator is started and stopped by the baseband
pulse [29,31,37–44]. When the pulses are not generated, the oscillator can
be shut down to save power. The response time of the oscillator limits
the bandwidth of the transmitter output. The center frequency and the
bandwidth of the UWB pulses are determined by the LO frequency and
the width of the baseband pulse.
The second method is to use a pulse shaper to shape a narrow
baseband pulse to fit the pulse into the regulation mask (Fig. 2.3(b))
[45, 46]. The output pulse shaping stage is usually composed of multiple
on-chip or off-chip inductors and capacitors. The advantages of this
topology include that the spectrum could be well fit into the regulation
mask provided that good and accurate designs of the passive devices is
achieved. The output voltage swing could be as large as above the supply
voltage since the LC filter can make the best use of the regulation mask
and the inductors have shunt-peaking effect. The disadvantages of the LC
filter are that it is hardly reconfigurable and the large number of on-chip
or off-chip passive components are costly.
The third method is to directly synthesize the IR-UWB pulse using an
ultra-fast DAC (Fig. 2.3(c)) [13, 47]. With the fast speed of the advanced
CMOS process, it is possible to directly synthesize the IR-UWB signal
using DAC. DAC with Nyquist sampling rate at above 10 GS/s is very
power consuming, and it is very difficult to achieve good resolution. In
order to make the waveform spectrum in compliance with the FCC mask,
an off-chip filter is often required.
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The fourth method is to synthesize the UWB pulse by all digital
gates (Fig. 2.3(d)) [11, 48–52]. First, impulse generators produce
positive or negative impulses which are delayed relative to each other
by digital delay stages. Then the short pulses are directly or indirectly
combined. The advantages of this technique are its simplicity and all-digital
implementation, relatively small area, and low power. In our work, this
method is used to generate the IR-UWB signal in the transmitter in a
low-power, energy-efficient way.
2.3.2 Review of State-of-the-art IR-UWB Receiver
Architecture and Circuit
The IR-UWB receivers can be divided into four categories: Coherent
receivers, non-coherent receivers, super-regenerative receivers and direct
sampling receivers (Fig. 2.4).
The coherent receivers are similar to the narrow-band receivers (Fig.
2.4(a)) [14,28,53–59]. A LO or a pulse template is correlated or multiplied
with the received signal. The high frequency signal is mixed down to a
lower frequency for further processing. The coherent receivers can achieve
good sensitivity and can adopt many demodulation schemes. However,
for applications that require low power consumptions, coherent receivers
are not suitable. To generate LO signal or pulse template requires complex
circuits and threatens the power budget which many low-power applications
can accept. In some references, the power of generating the LO signal or
pulse template are not included [55, 58]. This lacks the considerations on
the system level.
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Figure 2.4: Topology of IR-UWB Receiver. (a) Coherent receivers.
(b) Non-coherent receivers. (c) Direct sampling receivers. (d) Super-
regenerative receivers.
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Direct sampling is also proposed in some references (Fig. 2.4(c))
[17,60], mostly for radar applications. Multiple-bit ADC or even single-bit
ADC is used to sample the UWB signal at Nyquist rate. Considering the
high frequency and wideband nature of the UWB signal, the sampling rate
of ADC should be very high. The sampling rate needs to be 10 GS/s for
the UWB low band (3-5 GHz) and 20 GS/s for the UWB higher band (6-10
GHz). Sampling the signal with high resolution is advantageous in the sense
of recovering the exact profile of the IR-UWB signal. This is meaningful
in radar applications, but is not necessary in communication, where one
or multiple pulses represent one symbol of ‘1’ or ‘0’. In [17], the IR-UWB
signal is directly sampled in a time-interleaved manner. In [60], equivalent
sampling technique was used. In the equivalent sampling architecture,
the absolute sampling rate is slightly different from the pulse rate. The
absolute sampling rate is not high but the difference between the sampling
rate with the pulse rate should be precisely controlled to realize high time
resolution. Direct sampling is seldom used in low-power communication
IR-UWB transceivers.
The super-regenerative receiver is another topology for IR-UWB
receiver (Fig. 2.4(d)) [61]. The technique is based on turning on and
off an oscillator briefly when the IR-UWB pulse arrives. If an input pulse
is present when the oscillator is on, the oscillation will start quickly and
the amplitude of oscillation can reach a threshold to detect the pulse. The
super-regenerative receiver takes the advantage that the whole front-end,
including the power-consuming front-end amplifier, could be turned off
when the oscillator is not oscillating. Challenges are in realizing the
synchronization between the on window of the oscillator and the short
pulse.
Non-coherent receivers, on the other hand, require no LO or pulse
generator (Fig. 2.4(b)) [15, 29–31, 62–64]. The amplified input signal is
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down-converted to baseband by a self-mixer or Energy Detector (ED). A
threshold detector or comparator after the self-mixer or ED will retrieve the
data of 1 or 0. This approach saves a lot of power by eliminating the LO or
pulse generator, so it has been investigated intensively in the applications
of WSN, WBAN and low power biomedical devices. One limitation of the
non-coherent receivers comes from the mixing nature of the self-mixer or
ED. While collecting the energy of the weak UWB signal, the self-mixer
or ED also collects the energy of the noise over a wide band. Employing
wideband RF amplification before the self-mixer or ED adds more noise
across the wide band. To increase the sensitivity of the receiver, some
works used integration after the self-mixer or ED to collect the energy from
more than one pulse [62]. However, the improved sensitivity is achieved
at the sacrifice of data rate, since multiple pulses (or chips) are used to
represent one symbol. This method is advantageous for lower data rate
applications. In order to align the integration window with the data pulses,
usually one packet of data is transmitted at a time. A header is sent
first to synchronize the integration window and data bits are sent later.
For non-coherent receivers, synchronization and demodulation are great
challenges due to the large idle-to-active duty cycle ratio. The data could
not be sampled by the oversampling method and Non-return-to-zero (NRZ)
data recovery is difficult. A Synchronized-OOK (S-OOK) non-coherent
receiver was proposed in [29] to use a synchronizing pulse to latch the
data pulse. In [29], an external clock is used to trigger the demodulator
and synchronizer. In our design, as shown later, the demodulator and
synchronization circuit is greatly simplified and no clock is needed in the
demodulator. It is more resilient to the timing jitter and easier to scale
with the data rate.
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2.3.3 IR-UWB Pulse Design
Though the approved FCC UWB band of 3.1-10.6 GHz is very wide, it
still requires careful pulse shape design to fit the IR-UWB output spectrum
into the FCC spectral mask. The challenge in meeting the FCC mask
is mainly due to the spectrum notch from 960 MHz to 1.6 GHz, which
is regulated to minimize the UWB interference to the GPS band. The
sidelobes of the UWB signal spectrum should be controlled to avoid the
spectrum violation. The Matlab simulations from Fig. 2.5 to 2.10 show
different IR-UWB waveforms in the time domain and frequency domain.
The Pulse Repetition Frequency (PRF) is 10 MHz and the output voltage
amplitude is normalized to 1 V. One variable in the waveform design is
the pulse width TW , which determines the center frequency. The pulse
bandwidth and the pulse shape are controlled by TW , the number of
impulses, N , and the amplitude of each impulse, AN .
A zero-order Gaussian monopulse can be described by the Equation
2.1,




The equation in time domain in Equation 2.1 has a frequency domain
representation of,
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The equation in the frequency domain shows that the bandwidth
of the gaussian pulse is controlled by the width of the pulse in the time
domain, TW .
A first-order Gaussian monopulse can be described by the equation
in Equation 2.3,








The frequency domain expression of the Equation 2.3 is in Equation
2.4













The Equation 2.4 shows that the center frequency of the first-order
Gaussian pulse is mainly determined by the parameter TD, which is half
the distance between the positive impulse and negative impulse. As it will
be shown in the analysis later in this subsection, first-order Gaussian pulse
occupies large bandwidth at lower frequency and it is very difficult for the
first-order Gaussian pulse to meet the FCC mask. In order to obtain more
control over the band shape of the UWB signal, one of the solutions is to
add more impulses.
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The Equation 2.5 shows the expression when the UWB pulse is













The Equation 2.6 shows the frequency domain expression of the UWB




















The center frequency, the bandwidth and the amplitude of the
sidelobes can be controlled by changing the impulse width TW , the distance
between the pulses TD, the number of impulses, N , and the amplitude of
each impulse, AN . The following discussion shows the steps taken to derive
the pulses which meet the FCC requirements. We start from the first-order
Gaussian pulse and increase the number of impulses with the amplitude
constant for each impulse. Then we change the amplitude of each impulse
to decrease the amplitude of the sidelobes. By adding more impulses, we
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Figure 2.5: IR-UWB pulse in time domain and frequency domain for TW =
140 ps, N = 2, AN = [−0.5, 0.5].
achieve pulses with narrower bandwidth. By changing the distance between
the impulses and the width of the impulses, we change the center frequency
of the UWB pulse. The results give first-hand calculation results for circuit
designs in the following chapters.
The pulse design is started with the simple first-order Gaussian
monopulse. To make the analysis simple and decrease the number of
tunable parameters, we assume that TW = TD. Fig. 2.5 shows the time
domain and frequency domain representations of the IR-UWB pulse with
TW= 140 ps, N = 2, AN = [−0.5, 0.5]. It is shown that the pulse frequency
spectrum violates the FCC mask. Two observations should be noted. First,
if the output voltage amplitude is very small or the PRF is very low, it is
possible that the IR-UWB pulse with two impulses meets the FCC mask
because the PSD could be even lower than the spectrum notch between
the 960 MHz and 1.6 GHz. In chapter 5, the IR-UWB pulse with only two
impulses is used because the on-chip antenna has a very low gain (< -30
dB) and the data rate is very low (< 2 kbps). Second, monopulse UWB has
a large DC spectrum component and it is mostly for UWB design below 960
MHz. Due to the differentiation function of the antenna, the monopulse
will become a pulse with two impulses when it is transmitted into the air.
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Figure 2.6: IR-UWB pulse in time domain and frequency domain for TW=
80 ps, N = 2, AN = [−0.5, 0.5].


































Figure 2.7: IR-UWB pulse in time domain and frequency domain for TW=
80 ps, N=4, AN = [0.5,−0.5, 0.5,−0.5].
As a result one IR-UWB pulse is at least composed of two impulses.
Fig. 2.6 shows the time domain and frequency domain representations
of the IR-UWB pulse with TW = 80 ps, N = 2, AN=[-0.5,0.5]. It is shown
that the bandwidth of the IR-UWB is larger and the center frequency is
higher compared with those in Fig. 2.5. The frequency spectrum still
violates the FCC mask between the 960 MHz and 1.6 GHz. In order to
fit the IR-UWB pulse into the FCC mask, one method is to include more
impulses with tunable impulse amplitude. Another method is to reduce
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Figure 2.8: IR-UWB pulse in time domain and frequency domain for TW=
80 ps, N=4, AN=[0.2,-0.5,0.5,-0.2].
the PRF and decrease the voltage amplitude.
In order to make the UWB pulse spectrum compliant with the
FCC mask, first we add two impulses to reduce the bandwidth and the
sidelobes appear. Fig. 2.7 shows the the time domain and frequency
domain representations of the IR-UWB pulse with TW= 80 ps, N=4,
AN=[0.5,-0.5,0.5,-0.5]. The four impulses are of the same amplitude. It
is noted that the sidelobes have too much power that the spectrum still
violates the FCC mask. The pulse is equivalent to a sinusoidal wave
multiplied by a square mask in the time domain. In the frequency domain,
the PSD is in the forms of a sinc function, which has very large sidelobes.
In order to reduce the amplitude of the sidelobes, the mask should be
changed, which indicates the amplitude of the 1st and 4th impulses should
be different from those of the 2nd and 3rd impulses.
Next we tune the amplitudes of the 1st and 4th impulses to be smaller
than those of the 2nd and the 3rd impulses. Fig. 2.8 shows the the time
domain and frequency domain representations of the IR-UWB pulse with
TW= 80 ps, N=4, AN=[0.2,-0.5,0.5,-0.2]. It is shown that the spectrum
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Figure 2.9: IR-UWB pulse in time domain and frequency domain for TW=
80 ps, N=20, AN=[0.01,-0.12,0.23,-0.34,0.45,-0.56,0.67,-0.78,0.89,-1,
1,-0.89,0.78,-0.67,0.56,-0.45,0.34,-0.23,0.12,-0.01].


































Figure 2.10: IR-UWB pulse in time domain and frequency domain for TW=
160 ps, N=2, AN=[0.01,-0.12,0.23,-0.34,0.45,-0.56,0.67,-0.78,0.89,-1,
1,-0.89,0.78,-0.67,0.56,-0.45,0.34,-0.23,0.12,-0.01].
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of the IR-UWB pulse complies with the FCC regulation. The -10 dB
bandwidth is about 6 GHz (3 GHz to 9 GHz) and the center frequency
is about 5.8 GHz.
The full UWB band (3.1-10.6 GHz) is usually divided into low band
(3.1-5 GHz) and high band (6-10 GHz). In order to make the UWB pulse
fit into either one of the low band or high band, more impulses are required.
Fig. 2.9 shows the the time domain and frequency domain representations
of the IR-UWB pulse with TW= 160 ps, N=20, AN=[ 0.01, -0.12, 0.23,
-0.34, 0.45, -0.56, 0.67, -0.78, 0.89, -1,1, -0.89, 0.78, -0.67, 0.56, -0.45, 0.34,
-0.23, 0.12, -0.01]. The UWB signal is in the low band and the center
frequency is about 4 GHz. Fig. 2.10 shows the the time domain and
frequency domain representations of the IR-UWB pulse with TW= 80 ps,
N=20, AN=[0.01, -0.12, 0.23, -0.34, 0.45, -0.56, 0.67, -0.78, 0.89, -1,1, -0.89,
0.78, -0.67, 0.56, -0.45, 0.34, -0.23, 0.12, -0.01]. The UWB signal is in the
high band and the center frequency is about 7 GHz.
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Mostly Digital Low Power
Inductorless IR-UWB
Transceiver in 65 nm CMOS
process
3.1 Design Considerations and Goals
Low power consumption is the foremost objective in IR-UWB
transceiver design for portable and implantable biomedical applications.
The power consumption is usually constrained by battery size and battery
replacement intervals. The energy efficiency of the IR-UWB transmitter
has been greatly improved by techniques such as aggressive duty-cycling
with mostly or all-digital designs [41, 42, 52]. The challenges lie more
in the receiver. As introduced in previous chapters, compared with
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the coherent receiver [14, 28], the non-coherent IR-UWB receiver reduces
the circuit complexity and power consumption of the radio front-end
[13, 15, 29–31]. However, the simplicity of the radio front-end is penalized
by the complex demodulation and synchronization in digital baseband [32].
Synchronized-OOK (S-OOK) modulation was proposed in [29] to achieve
low-power timing synchronization and data reception. In [29], an on-chip
ring oscillator generates the receiver clock, whose frequency is fixed and
prone to process variations. In this work, we eliminate the use of the on-chip
or off-chip clock generator and the data is recovered by self-synchronization.
The simple demodulator and synchronizer are composed of only digital
gates, which helps achieve low power consumption, high energy efficiency
and small chip area.
Cost reduction by minimizing the chip area is important when system
integration of the radio transceiver with sensor front-end and DSP is
considered. Use of off-chip components should also be avoided for system
cost reduction. Most of the reported CMOS IR-UWB receivers extensively
use monolithic inductors or off-chip inductors and/or capacitors to improve
the input matching and enhance the gain bandwidth [13, 30]. These
works mostly target stand-alone UWB transceiver systems. Cost reduction
and integrating the transceiver with other circuit blocks are not of their
interests. On-chip passive components occupy a large chip area and make
SOC! (SOC!) implementations costly. To reduce the cost, completely
inductorless designs are implemented for both the transmitter and the
receiver in this work and the circuit area is minimized. Off-chip inductor
and capacitors are not used for input matching or output filtering so the
number of PCB components is reduced.
The non-coherent IR-UWB CMOS transceiver has been intensively
used in short-range data communication. Its use in radar sensors
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for contact-less vital sign monitoring also attracts attention. CMOS
IR-UWB radars were reported in [17, 60, 65, 66]. In correlation-based
receivers [65], the distortion of the received pulses affects matching between
received pulse and template. The ultra-high sampling frequency and
interleaving architecture in [17] require a large chip area and high power
consumption. Equivalent time sampling technique reduces the absolute
sampling frequency [60]. Challenges for equivalent time sampling exist
in precisely controlling the small time shift which is the inverse of the
equivalent sampling frequency. Threshold sampler based radar utilizes
continuous-time signal processing in [66]. The radio front-end in [66] is
not optimized for power and input impedance matching. In this work,
we verify the feasibility of applying the non-coherent IR-UWB transceiver
for short-range vital-sign detection. The radio front-end is optimized for
performance and cost. Real-time sensing of human respiration is achieved.
The following sections will detail the system architecture and circuit
implementation of the proposed IR-UWB transceiver. The use of
power-consuming RF or analog parts should be minimized or avoided. The
reliable wireless transmission distance is designed to be about one meter.
Biomedical applications such as ECG with a smaller number of channels
usually require medium or low-data-rate rate communication; e.g. several
hundred bps to several hundred kbps. The Analog-to-digital Converter
(ADC) after the sensor front-end usually generates outputs of multiple bits
for each channel. For example, in an ECG sensor, a 10-bit ADC is running
at 30ksample/s [26]. An EEG sensor contains a 10-bit ADC running at
10ksample/s [67]. We also consider turning on and off the transceiver by
duty cycling to reduce power. 1-10 Mbps is a reasonable choice considering
the memory requirement in duty cycled transmitter and circuit complexity.
As a result, a data rate of 1-10 Mbps is chosen in our design. Under the
low-data-rate condition, the power and cost of the transceiver should be
minimized, and the reconfigurability requirement should be addressed.
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Figure 3.1: System architecture of IR-UWB system (a) short-range com-
munication (b) radar sensor.
35
CHAPTER 3. Mostly Digital Low Power Inductorless IR-UWB Transceiver in 65 nm CMOS process
3.2 System architecture
The proposed IR-UWB system is configurable for both short-range
communication and radar sensing. The system architecture is shown in
Fig. 3.1, where Fig. 3.1(a) represents the communication mode and
Fig. 3.1(b) represents the radar sensing mode. All-digital implementation
is adopted for transmitter design to improve the energy efficiency. An
active-inductor-based Low-noise Amplifier (LNA) is proposed in the
receiver for better wideband matching and reduced area. Non-coherent
pulse detector downconverts the IR-UWB pulses to baseband. The
difference between the communication mode and radar mode is in the
modulator and demodulator. In the communication mode, S-OOK
modulation and demodulation are performed. In the radar mode, there
is no modulation and a train of IR-UWB pulses with a fixed repetition
rate is transmitted and received. This is realized simply by setting all the
input symbols as ’0’s in the S-OOK modulator. The time interval between
the transmitted and received pulses is measured to determine the distance
between the radar sensor and the detected object.
3.3 Link budget
The link budget calculation for the short-range IR-UWB signal
transmission is summarized in Table 3.1. The IR-UWB signal is
pulse-based and the link budget can be calculated in terms of transmitted
and received pulse energy [31]. IR-UWB signal covers a bandwidth of
several hundreds of MHz or several GHz. It is difficult to calculate
the pulse energy by integrating the PSD across the ultra-wide signal
36
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bandwidth since the PSD at each specific frequency could not be accurately
modelled or calculated. The transmitted pulse energy is thus estimated by
circuit simulation. Based on the time-domain simulation waveform of the
transmitter output, the transmitted pulse energy is estimated as:
EpTX = 2 pJ (3.1)
In the communication mode, the transceiver is to support the link
between the wireless sensors and the Central Control Unit (CCU) as shown
in Fig. 1.1(a). The transmission distance is 1 m or less. The path loss is
calculated as 50 dB according to the channel model in [68].
PL = 50 dB (3.2)
To achieve a total error rate of 10−3 in the S-OOK modulation, it is
shown that the required Eb/N0 is 18 dB [69]. The calculation is based on
math model and it is validated by CMOS prototype measurements.
Eb
N0
= 18 dB (3.3)
The noise figure of the non-coherent receiver is as high as 20 dB due
to the receiver’s nonlinear nature [31]. The nonlinearity of the non-coherent
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receiver generates at least 6-dB degradation on signal-to-noise ratio even
the circuit is noiseless. Noise further increases by adding the amplifier noise
and detector noise.
NF = 20 dB (3.4)
The minimum required receiver input pulse energy can be calculated
from the Eb/N0 and noise figure. The thermal noise floor is Nth =
−174dBm/Hz.
EpRX = Nth ·NF · Eb
N0
= 20 aJ (3.5)
Assuming antenna gain as 3 dB and implementation loss as 3 dB.
The link margin can be calculated as
M = 10log10(EpTX/EpRX)− PL− IL+ 2Ga = 3 dB (3.6)
The link budget calculation for communication mode is shown in
Table 3.1. In the radar sensor mode, the transceiver is placed not far
from the human body as shown in Fig. 1.1(b). Large-size antennas
38
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Table 3.1: Link Budget Calculation
Symbol Value Unit
Transmit Pulse Energy EpTX 2 pJ
Antenna Gain Ga 3 dB
Path Loss PL 50 dB
Implementation Loss IL 3 dB
Noise Figure NF 20 dB
Eb/NRX EpRX/N0 18 dB
Min Received Pulse Energy EpRX 20 aJ
Link Margin 1 M 3 dB
1 M = 10log10(EpTX/EpRX)− PL− IL+ 2Ga (dB)
with directional gain of 10 dB are used, and the signal propagation is
line-of-sight (LOS). In this configuration, the signal can be received at a
longer distance than in communication mode. The calculation predicts
that the non-coherent receiver with a relatively simple system architecture
is capable of supporting short-range IR-UWB signal transmission and
detection.
3.4 Transmitter Design
Both analog and digital approaches have been applied in generating
the IR-UWB pulses. The analog approaches use up-conversion [48] or
DAC direct synthesis [47]. However, the large power consumption is
not suitable for low-power biomedical applications. Compared with the
analog counterparts, all-digital IR-UWB transmitter is built from digital
gates which consumes low power and provides good energy efficiency. One
digital method avoids up-conversion by passively filtering a narrow pulse
using an on-chip bandpass filter [46]. The shortcomings of using integrated
39


















































































































































































































Figure 3.2: Schematic of the IR-UWB transmitter.
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bandpass filters include a large chip area and a hardly tunable circuit. The
IR-UWB transmitter in this work exploits direct edge combining technique
to synthesize the output waveform [48,52]. There is no on-chip inductor so
the area is minimized.
The circuit of the transmitter is shown in Fig. 3.2. The S-OOK
waveform is produced by the modulator. One pilot pulse and one data pulse
are generated by the modulator if the input non-return-to-zero (NRZ) data
is ’1’. Only the pilot pulse but no data pulse is present if the data is ’0’.
The modulator is composed of all-digital gates and the data pulse lags the
pilot pulse by 5 ns. The modulated pulses then propagate into the variable
delay line which produces rising and falling edges with small delays between
them. The delay line is composed of current-starved asymmetric inverters
whose delays are controlled by a 10-bit digital word. The asymmetric
inverter architecture suppresses the undesirable glitches and improves the
rise/fall time [70]. The edges are then combined by logic AND and OR
gates to generate the negative and positive impulses. 16-bit amplitude
tuning (4 bit for each impulse) controls the number of active AND and
OR gates. The impulses drive the Digital Power Amplifiers (DPAs) and
the dual capacitively-coupled structure with precharge transistors helps to
reduce the low frequency components [41, 52]. The precharge transistors
are self-controlled by the first and last propagating edges V0m, V6m, V0p,
V6p using simple combination logic gates.
The power consumption is divided into active power and leakage
power. When the data rate is low, leakage power consumed by the digital
gates significantly degrades the power efficiency when the transmitter is in
idle state. Optimal sizing of the transistors starts from the output drivers.
The transistors of the output drivers are sized to be just large enough to
provide 0.8 V output swing to the antenna. Then the AND and OR gates
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(a) (b)
Figure 3.3: Simulation results of transmitter in (a) time domain (b) fre-
quency domain.
are sized followed by the interstage buffers and the delay cells. Transistors
at each stage are sized just large enough to drive the later stages with
acceptable delay and rise/fall time.
On-chip decoupling capacitors are added to reduce the supply voltage
ripple. The parasitics of bondpads, Electrostatic Discharge (ESD) devices
and bondwires are modelled and included in the simulation. In this design,
the transmitter generates a IR-UWB signal that covers 3.1-8 GHz. The
simulated pulse peak-to-peak amplitude is about 0.8 V, as shown in Fig.
3.3.
3.5 Receiver Design
The IR-UWB receiver includes an active-inductor-based wideband
LNA, a pulse detector and a demodulator and synchronizer.
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Figure 3.4: Schematic of the active-inductor-based wideband LNA.
3.5.1 Active-inductor-based Self-biased Wideband
LNA
Various techniques have been proposed to achieve wideband input
matching and gain in LNAs. A bandpass-filter-based, inductively
degenerated Common-source (CS) LNA was introduced in [71]. The large
number of on-chip inductors and capacitors require a large chip area. The
Common-gate (CG) LNA was widely used due to its superior broadband
input matching and better linearity performance [72]. In the CG LNAs,
the input capacitance degrades the input matching significantly when the
operating frequency increases to several GHz. The total input capacitance
includes the gate-source capacitance of the input transistor and other
parasitic capacitance including those from the package and ESD devices.
An inductor is usually introduced to form a resonant network and neutralize
the input capacitance. In this work, a novel active-inductor-based input
matching technique for CG LNA is intoduced. The on-chip passive inductor
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is replaced by an active inductor which is composed of M1 and RF . The
output of the first stage of the LNA is connected to the gate of M1 through
a resistor RF , as shown in Fig. 3.4. Simple circuit analysis shows that the












It is obvious in (3.7) that the active inductor introduces a negative
susceptance which cancels the positive susceptance of the total input
capacitance Ct. The second stage of the LNA is a cascode CS stage for
gain boosting. The third stage is a CS stage with an active-inductor load
for bandwidth extension [73, 74]. The multi-stage LNA topology provides
sufficient gain and good input matching over very wide bandwidth. The
LNA is designed to work with a 1 V power supply and is self-biased without
the need of biasing circuit.
The noise factor of the active-inductor-based LNA is estimated as the
equation below.







RS is the 50 Ω source impedance. The γ1 and γ2 are channel noise
coefficients. Note that a larger RF results in larger negative suspectance
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Figure 3.5: Simulation results of the LNA. (a) Simulated |S11|. (b) Simu-
lated voltage gain and noise figure.
but increased noise factor. The value of the RF is chosen by trade-off
between input matching bandwidth and noise factor. The second term
is introduced by the active-inductor transistor, M1. Iterative simulations
make sure this additional noise does not increase the total noise factor
significantly. Simulation results of the designed LNA are shown in Fig. 3.5.
The simulation includes the parasitic effects from ESD protection devices,
bondpads and package. It is shown that good wideband input matching is
achieved from 3.1 GHz to 8 GHz. The simulated voltage gain is from 23 dB
to 25 dB and the simulated NF is from 5 to 7 dB within the band of interest.
Simulation shows that 20 dB gain is required to amplify the input voltage
to about 50 mV which can trigger the pulse detector properly. Comparison
of simulation results with and without active-inductor input matching
is shown in Fig 3.6. The input reflection coefficient comparison shows
that the input matching with active inductor is improved significantly at
higher frequency. The gain of the active-inductor LNA is also higher at
above 5 GHz. Due to the feedback resistor, the noise figure degrades for
active-inductor-based LNA. The degradation is less than 2 dB.
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Figure 3.6: Simulation results of the LNA with and without active-
inductor-based input matching
3.5.2 Pulse Detector
In traditional non-coherent IR-UWB receivers, a self-mixer or squarer
is used to downconvert the IR-UWB signal [29,31]. The baseband signal is
then amplified by a baseband gain amplifier or integrated by an integrator.
An ADC or a comparator finally generates the digital output. These
approaches are relatively high-power and complex in circuitry. In [75, 76],
CS amplifier, utilizing the non-linear relationship between the drain current
and the gate voltage, was used as a Pulse Detector (PD). Designed for
millimeter wave systems, these PDs used resistor or inductor as load for
wider bandwidth application. In this work, a PD used is shown in Fig. 3.8.
In this design, the resistor load is replaced with a separately biased PMOS
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Figure 3.7: Pulse detector. (a) Schematic of the PD. (b) Mechanism of
pulse detection
transistor to achieve a high conversion gain. As shown in Fig. 3.8(b), when
biased near the subthreshold region, the nonlinear I-V relationship of the
NMOS transistor generates the baseband signal. The positive impulses are
amplified more than the negative impulses. The input NMOS transistor
is biased in the subthreshold region and consumes little power when no
pulse is received. The input NMOS is sized as 30µm/60nm to maximize
the gain. The PMOS load is not sized with minimum length (4µm/600nm)
to increase the output impedance. The gate bias of the PMOS load is
tuned to achieve better gain and set the output level. Three stages of
asymmetrically-sized inverters amplify the baseband signal to full scale.
The sizes of the inverter chain transistors are shown in Fig. 3.8 (a). The
sizes are chosen based on simulation results. If the PMOS is much larger
than NMOS, the inverter pulls up the rectified pulse. If the NMOS is much
larger than the PMOS, the inverter pulls down the rectified pulse. The sizes
of the inverters are chosen as 4µm/600nm, 4µm/600nm and 4µm/600nm,
based on the simulation. The buffer then further rectifies the baseband
signal and produces the digital output pulses. The PD consumes only 80
µW when the data rate is 10 Mbps.
Fig. ?? shows the simulation performance of the combined LNA and
PD. The y axis shows the input power level of LNA when the output
of PD shows errors. Time-domain simulation of thousands of symbols is
difficult and we report the input power level when there is one or more
47
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Figure 3.8: Receiver input power level vs frequency (BER ≥ 10−1)
errors shown every ten symbols. This estimation is acceptable because both
theoretical analysis [] and measurement results in the following sections
show a sharp drop of BER with decrease input power level. Possible reasons
of transmission quality degradation may include more parasitic effects and
less effective input matching.
3.5.3 Demodulation and Synchronization
Synchronization of the IR-UWB received pulses are challenging. In
[32], DLL is using to align the sampling clock with the pulses. The
area is large and the power consumption is high. It requires a 32 MHz
external reference. In [33], complex baseband circuit is composed of many
analog circuits and the power is high. In [29], S-OOK synchronization is
applied and ring oscillator is used for generating time reference for the
synchronization circuit block.
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Figure 3.9: (a) Schematic of the demodulator. (b) Timing diagram of
demodulation and synchronization.
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In S-OOK, one symbol is composed of two pulses, namely the pilot
pulse and the data pulse. The pilot pulse indicates the start of one symbol
and the data pulse carries the data. In this work, the stretched pilot
pulse, as the reference clock, latches the stretched data pulse to produce
the NRZ data output. The circuit of demodulator and synchronizer is
shown in Fig. 3.9 (a) and the timing diagram of the demodulation and
self-synchronization is shown in Fig. 3.9 (b) .
The baseband pulse generated by the pulse detector is expanded by
two Pulse Stretching Circuits (PSC). PSC A expands both the pilot pulse
and the data pulse (if there is one data pulse) to the width of T1. PSC
B only expands the pilot pulse since the stretched pulse width T2 is larger
than the delay between the pilot pulse and data pulse. The output of the
PSC B is used as the reference clock. The output of PSC A is latched by
this reference clock using a D Flip-Flop (DFF). T2 is tuned by four binary
bits (B0-B3) so that the falling edge of the reference clock can latch the
stretched data pulse if the symbol is ’1’. When the symbol is ’0’, there is
no data pulse and the output of the DFF is low.
The output data is in NRZ format. Only 13 logic elements (3 DFFs
and 10 combinational gates) are used in the demodulator and synchronizer.
This is much simpler than [69] which includes 61 logic elements (16 flip-flops
and 45 combinational gates). No on-chip or off-chip clock source is required
for the receiver.
3.6 Measurement Result
The test chip is fabricated in a 65 nm digital CMOS 1P6M process.
The chip is packaged in a standard QFN40 package and mounted on Rogers
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Figure 3.10: Micrograph of the chip.
4003 PCB for testing. The die micrograph is shown in Fig. 3.10. The
measurements were taken with a Tektronix DPO71254 Digital Oscilloscope,
an Agilent E4407b spectrum analyzer and an 8753ES S-Parameter Network
Analyzer.
3.6.1 Transmitter
The measured time-domain transmitter output is shown in Fig.
3.11(a). The output peak-to-peak voltage amplitude is 0.75 V. The power
consumption is 216 µW at 10 Mbps and the Figure of merit (FOM) of
energy per bit is 21.6 pJ/bit. The spectrum of the transmitted pulse
is shown in Fig. 3.11(b) and is compliant with FCC regulations. The
transmitter can support up to 80 Mbps data transmission.
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Figure 3.11: Transmitter output in (a) time domain (b) frequency domain.
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Figure 3.12: Simulated and measured |S11|.
3.6.2 Active-inductor-based Wideband LNA
The simulated and measured input |S11| are shown in Fig. 3.12.
The measured |S11| is below -9.5 dB from 3.1-7.8 GHz. The |S11| is
measured on the packaged chip which is mounted on PCB. Good input
matching is achieved across a very wide band despite the parasitic effects
from bondpads, package, routing trace and connector. This shows the
effectiveness of the proposed active-inductor-based matching technique.
The DC current of the LNA is 6.3 mA from a 1 V power supply.
3.6.3 Short-range Communication Mode
Fig. 3.13(a) shows the block diagram of the measurement setup for
the communication mode. A variable attenuator is used for the Bit Error
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Figure 3.13: Measurement setup for communication mode. (a) Block dia-
gram of the test setup. (b) LOS free space test environment.
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Figure 3.14: (a)Transmitted and received NRZ data, (b)BER versus input
power.
Rate (BER) test. The free space LOS test is shown in Fig. 3.13(b). The
transmitted and received data are captured by an oscilloscope and shown
in Fig. 3.14 (a). Note that the output data is in NRZ format which can be
directly processed by a baseband processor. The plot of BER versus the
receiver input power is shown in Fig. 3.14 (b). The input sensitivity is -64
dBm for a BER of 10−3 when the data rate is 10 Mbps.
3.6.4 Radar mode - Respiratory rate measurement
The setup for measuring the human respiration using the radar mode
is shown in Fig. 3.15. Directional antennas with 10 dB gain are used
to increase the transmission gain. The input of the modulator is ’0’ so
that an IR-UWB pulse train composed of only pilot pulses is sent to the
human body. The digital output of the receiver is sampled and recorded
by a Tektronix DPO 71254 oscilloscope. The frame sample rate is 3
Hz and the time resolution is 4 ps. The Time of Flight (ToF) between
the transmitted and received pulse changes with the chest movement.
The ToF is calculated and converted to the displacement by a computer
program. The displacement of the chest versus time during normal and
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Figure 3.15: Measurement setup for radar sensor mode. (a) Block diagram
of the test setup (b) Test environment for measuring human respiration.
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Figure 3.16: Respiration measurement (a) normal respiration in the time
domain (b) normal respiration in the frequency domain.


































Figure 3.17: Respiration measurement (a) fast respiration in the time do-
main (b) fast respiration in the frequency domain.
fast respiration is shown in Fig. 3.16(a) and Fig. 3.16(b). Fourier
transformation reveals the respiratory rate as shown in Fig. 3.16(c) and
Fig. 3.16(d). The respiration frequency is 0.25 Hz for normal respiration
and 0.65 Hz for fast respiration. Fig. 3.18 shows one case of real-time
human respiration monitoring. For the first 45 seconds, normal respiration
is detected. The breath is then halted at the 45th second and is resumed
after 20 seconds. Since the breath was held for 20 seconds, the respiratory
rate is faster than normal when resumed.
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Normal Respiration Respiration Resumed
Figure 3.18: Human respiration changes from normal respiration to held
respiration to resumed respiration.
3.7 Tranceiver Front-end Performance
Comparison
Table 3.2 shows the performance of the presented transmitter and
several previous publications. Three Figures of Merit (FOMs) are
compared. The first FOM is the widely-used DC energy per pulse EdTX ,
which is the total DC power consumption divided by the pulse rate.
The second FOM is the transmission efficiency, which is defined as the
ratio of transmitted pulse energy EpTX to EdTX [31]. The efficiency is
important since the transmitted pulse energy is closely related to the
communication range in the non-coherent IR-UWB transceiver. However,
the EpTX is difficult to measure and is usually estimated from the time
domain waveform or the power spectrum of the pulse. The transmission
efficiency of the IR-UWB transmitter is usually below 10% [31, 52]. The
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third FOM is the energy per pulse normalized to output voltage amplitude
EdTX/Vpp, which was introduced in [46]. The energy per pulse EdTX of this
work is 21.6 pJ/pulse, which is better than or comparable to state-of-the-art
works. The presented transmitter features an efficiency of 7.5%, which is
the same as [52] and higher than the others. The pulse energy normalized
to the output voltage amplitude is 27 pJ/V. The transmitter in this work
only occupies an area of 0.03 mm2, as shown from the die photo in Fig.
3.10.
In [46], multiple on-chip inductors are used and the output voltage is
boosted to be large. The design lacks the tunability and the area is very
large. In [31], on-chip transformer is used as the load of the oscillator and
different output increase the output swing to be 2.2 V. The power efficiency
is partially limited by the power consumed to generator the ramping mask
signal. [29], the pulse shaping is achieved by increase the pulse duration
and the energy per pulse is large. All the three design above use one or
multiple on-chip inductors and the area is large.
Table 3.3 compares the designed IR-UWB receiver with other designs.
Because of the simple demodulation and synchronization circuit, our
receiver achieves an energy per bit of 0.64 nJ/bit, which is lower than
other references. The sensitivity of the receiver is measured as -64 dBm at
10 Mbps, which allows a reliable wireless data link for short distance. The
total area of the designed receiver is only 0.01 mm2, which includes both
the radio front-end and the demodulator (Fig. 3.10).
In [30], the power consumption is not reported and the die area is
large. In [15], the power consumption is large because of the complex
synchronization circuits. In [15,29,31], the the area is large due to the use
of on-chip inductors.
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IR-UWB Transmitter and an
IR-UWB Receiver with a
Coarse-fine TDC in 130-nm
CMOS process
In this chapter, design of a low-power energy-efficient IR-UWB
transmitter and an IR-UWB Receiver with coarse-fine Time-to-digital
Converter (TDC) are introduced. In the IR-UWB transmitter, a
Digitally-controlled Oscillator (DCO) generates the carrier frequency and
a True Single-Phase Clocking (TSPC) mask generator generates the pulse
mask. The oscillator output and pulse mask are then combined using
a cascode output driver stage with an on-chip inductor load. The main
goal of the design is to reduce the static leakage power consumption while
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maximizing the output swing and transmit efficiency. In the IR-UWB
receiver, the input IR-UWB is first detected and digitized. The distance
between the radar and the object is measured by digitizing the travel time
between the transmitted pulse and received pulse using a coarse-fine TDC.
In section 4.1, the design considerations and goals will be discussed.
Section 4.2 will introduce the proposed IR-UWB transmitter architecture,
circuit and measurement results. Section 4.3 demonstrates the design of
the IR-UWB receiver with a coarse-fine TDC.
4.1 Design Considerations and Goals
4.1.1 Energy-efficient IR-UWB Transmitter with Low
Stand-by Leakage
The most important metric in comparing different IR-UWB
transmitters is the DC energy consumed for transmitting one pulse, i.e.,
the energy per pulse. As introduced in Chapter 3, the transmitted pulse
energy and transmitter output voltage amplitude are also important for
successful establishment of a communication link. Maximizing transmitted
pulse energy and transmitter output voltage amplitude under certain DC
energy per transmitted pulse are important design considerations. Another
important design goal is to minimize the leakage power consumption of the
IR-UWB transmitter in idle state. In some biomedical applications such
as ECG sensor, the raw data of the sensor frontend and ADC is quite
low. In case of a low-power ECG front-end with a Level-crossing (LC)
asynchronous ADC [77], the output data pulse rate from the ADC is below
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2 kbps. Under the condition of this low data rate input, the active power
of the IR-UWB is comparable with, or even less than, the leakage power.
Note that the output driver transistors of the transmitter are designed to
be quite large to be able to drive the normally 50 Ω antenna impedance and
the leakage power is significant and almost constant. For example, a pair
of PMOS(300µm/130nm) and NMOS (150µm/130nm) in 130nm CMOS
process burns a leakage current of 600 nA when the gates are off. For
a pair of PMOS(60µm/60nm) and NMOS (30µm/60nm) in 60nm CMOS
process, the leakage current when the gates are off is about 1.2uA. We
wish to minimize the leakage current in applications such as portable or
implantable biomedical sensors since charging the battery could be difficult
or impossible. In this design of the IR-UWB transmitter, the design goals
are minimizing the leakage power, reducing the DC energy consumption
per pulse and increasing the transmitted pulse efficiency.
The area limitation is not of importance and the process changed to
Global Foundry 130 nm process, which to the author’s understanding is not
optimized for analog and RF applications. This 130 nm process features
a worse high-frequency performance. The active-inductor approach is
difficult to achieve wideband input matching and gain.
4.1.2 IR-UWB Receiver with TDC
In Chapter 3, we demonstrated the feasibility of applying a
non-coherent IR-UWB transceiver in sensing human’s respiration. The
time interval measurement was performed by an ultra-high-sampling-rate
oscilloscope. The complete integrated radar SOC should include an on-chip
time interval measurement circuit. Recent progressive technology scaling
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Figure 4.1: Architecutre of the IR-UWB radar with time-to-digital con-
verter.
provides CMOS gates with smaller timing delays and TDC with very high
time resolutions have been reported.
The continuing work from this thesis is integrating a high-resolution,
high-dynamic-range TDC with the IR-UWB transceiver. The system
architecture is proposed as shown in Fig. 4.1. The difference between Fig.
4.1 and Fig. 3.1(b) is that the time interval measurement unit (oscilloscope)
is replaced by the TDC.
The measurement results in Chapter 3 only show the respiration rate.
This is limited by the frame sampling rate provided by the oscilloscope,
which is 3 samples per second. If TDC is integrated, the timing resolution
should be about 6.7 ps (1 mm) if the heartbeat rate could be sensed.
The dynamic range, however, is required to be large. Assuming that the
distance between the radar and the object is as far as at least half a meter,
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Figure 4.2: Architecture of the IR-UWB Transmitter.
the TDC full range is 6.7 ns (1 m). This requires a TDC with a dynamic
range of 10 or more bits. Some of the reported TDCs are designed to replace
the phase detector in Digital Phase-locked Loop (DPLL) for multi-GHz
applications [78, 79]. In these TDCs, the time resolution can be high but
the total range cannot meet radar requirements.
4.2 Energy-efficient IR-UWB Transmitter
with Low Stand-by Leakage
4.2.1 Transmitter Architecture
The system architecture of the transmitter is shown as in Figure. 4.2.
The one-shot circuit generates a narrow pulse which is slightly wider than
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Figure 4.3: Schematic of the one-shot circuit.
the IR-UWB pulse. This narrow pulse opens the mask generator and the
DCO. When the output of the one-shot circuit is low, the DCO and the
mask generator are shut down. The DCO is controlled by 12 digital bits.
4 thermometer bits serve as frequency coarse tuning which controls the
load capacitor of each stage of the DCO. 8 binary bits control the biasing
circuit of the DCO stage which serve as the fine frequency tuning. The
mask generator uses a TSPC circuit to generate the mask which controls
the shape of the IR-UWB pulse. The mask generator is controlled by eight
digital bits. The final stage is a cascode amplifier with an inductor load.
The cascode transistors are driven by the outputs of the DCO and the
mask generator. The on-chip inductor, which resonates with the output
capacitance, boosts the output voltage. The output pad and the bondwire
parasitics (not shown in the schematic) are included in the simulation.
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Figure 4.4: Schematic of digitally-controlled oscillator.
4.2.2 Circuit Design
4.2.2.1 One-shot Circuit
The one-shot circuit is shown in Fig. 4.3. The one-shot signal is
generated by the combining the input signal with its delay version by
a NAND gate. The delay is simulated to be 3 ns with some margin.
The bandwidth of the IR-UWB signal is designed to be 400 MHz, which
corresponds to a pulse width of 2.5 ns.
4.2.2.2 Digital-controlled Oscillator
The DCO is shown in Fig. 4.4. The DCO are composed of two
inverters and one NAND gate. The biasing current and load capacitance
can be controlled by digital codes. The enable signal (EN) is controlled
by the output of the one-shot circuit. Frequency tuning of the DCO is a
function of the 4-bit thermometer-coded digital coarse words C<1:4>and
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8-bit binary-coded digital fine words F<1:8>. 4-bit thermometer-coded
digital coarse words control the load capacitance of each stage. 8-bit
binary-coded digital fine words control the biasing current of the inverters
and NAND gate.
4.2.2.3 Mask Generator
The circuit of the TSPC mask generator is shown in Fig. ??. The
timing diagram of the mask generator is shown in Fig. ??. Same as in the
DCO, the EN signal is the output of the one-shot circuit. When the EN
changes from low to high, the transition edge will propagate through the
TSPC stages. A<1>, A<3>, A<5>, A<7>, A<13>, A<15>, A<17>and
A<19>are then synthesized by digital gates to generate the mask. The four
masks, Mask<1:4>, could be chosen from the multiplexer by M<1:4> to
generate different mask combinations. The output of the mask generator
drives the output driver stage.
ff
4.2.2.4 Output Driver Stage
The output driver stage is composed of a cascode amplifier with an
inductor load (Fig. 4.2). The driver is driven by the outputs of the DCO
and the mask generator. The inductor is in resonance with the output
capacitance to generate a large output voltage swing. The advantage of
the stack of transistors is the reduced leakage current when outputs of both
DCO and mask generator are low. The output driver stage needs to drive
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Figure 4.5: Die micrograph of the IR-UWB transmitter
the antenna impedance which is 50 Ω and is usually very large. The circuits
preceding the output driver stage, such as DCO and mask generator, are
smaller and the leakage of the output driver stage is the most significant.
Compared with the design in Chapter 3, an on-chip inductor is used. Half
of the circuit area is occupied by the load inductor, but the output voltage
swing is larger than in Chapter 3.
4.2.3 Measurement Results and Comparison
The transmitter was fabricated using the GlobalFoundries 130-nm
CMOS process and was directly wire-bonded to a FR4 PCB to minimize
parasitic and reduce packaging cost. The die micrograph is shown in Fig.
4.5 and the core occupies an active area of 470 µm × 310 µm with a
total area is 0.146 mm2. The measurements were taken with the Tektronix
DPO71254 Digital Oscilloscope and the Rohde Schwarz ZVL13 Vector
Network Analyzer.
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Figure 4.6: Transmitter output in time domain.
4.2.3.1 IR-UWB Pulse Measurement
The measurement of the transmitter reveals that it is capable of
generating pulses up to a PRF of 140 Mpulses/s. The turn-on time is
2 ns due to the propagation delays from the I/O pad driver and the level
shifter.
Fig. 4.6 shows a time-domain view of the IR-UWB pulse and the
nominal measured pulse width is approximately 2.5 ns. The maximum
output voltage swing is 940 mV, as shown in Fig. 4.6. With a PRF of 10
Mpulses/s, the resulting spectrum of the output pulse achieves both indoor
and outdoor FCC compliance with more than 24 dB of sidelobe suppression
without requiring the use of an off-chip filter, as shown in Fig. 4.7. The
PSD -10 dB bandwidth is about 480 MHz and the PSD is below -42.15
71
CHAPTER 4. A Low-power Low-leakage IR-UWB Transmitter and an IR-UWB Receiver with a









Figure 4.7: Transmitter output in the frequency domain and its compliance
with the FCC mask.
Figure 4.8: Transmitter output in the frequency domain for various supply
voltages.
dBm/MHz. The measured spectrum also achieve FCC compliance within
the supply voltage range from 1.1 to 1.3 V, as shown in Fig. 4.8.
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Figure 4.9: (a)Power consumption of the transmitter versus the PRF, (b)
Energy per pulse of the transmitter versus the PRF.
























Figure 4.10: Center frequency of the transmitter output versus different
tuning codes
4.2.3.2 Power Measurement
The power consumption of the transmitter was analyzed for various
PRFs from 100 pulses/s to 140 Mpulses/s, as shown in Fig. 4.9 (a). The
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average leakage power, PL = 725.9 nW. The PRF dependent part is 36.9±
4.4 µW/PRF(Mpulse/s). As can be seen in Fig. 4.9 (b), the overall energy
(active and leakage) per pulse, EdTX ranges from 7.6 nJ/pulse at a PRF
of 100 pulse/s to 37.9 ± 4pJ/pulse with PRF beyond 200 kpulse/s. The
average deviation of ±4 pJ/pulse arises from different masking modes. The
transmitted pulse energy is EpTX = 3.6 pJ/pulse, based on calculation
from the time-domain output waveform. Thus, the transmitter achieves a
maximum efficiency η = 8.6%.
4.2.3.3 Frequency Tuning Measurement
The measured center frequencies of the transmitter output versus
different coarse and fine tuning codes are shown in 4.10. The coarse tuning
codes of C<1:4>= “0000” meet the UWB frequency spectrum requirement.
One of the measurement observations is that the fine tuning is nonlinear
and only a few Most Significant Bits (MSBs) of F<1:8> are effective. Since
in UWB applications, there is no requirement for linear fine tuning of the
center frequency
4.2.3.4 Measurement Result Comparison
The reference works which are chosen to be compared with our work
are those with leakage power reported. The comparison results are shown
in Table. 4.1. The FOM of energy per pulse of our work is larger than
those from [41] and [52], but the output swing of our work is also larger
than theirs. Due to the large output voltage swing, which indicates large
transmitted energy per pulse, the transmitted efficiency of our work is the
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Technology (nm) 90 130 90 130 130
Frequency Band (GHz) 3.1-5 3.1-10 2.9-3.8 3.1-5 3.1-4
Output Amplitude Vpp (V) 0.5 1.42 0.61 0.6 0.94
Data Rate (Mbps) 249.61 100 10 10 10
Energy per pulse EdTX (pJ) 17.5 38.4 83 20 37.9
Transmitted Pulse Energy
EpTX (pJ)
0.9 1.9 1.9 1.5 3.6
Efficiency EpTX/EdTX (%) 5.1 5 2.4 7.5 8.6
Normalized energy per pulse2
EdTX/Vpp (pJ/V)
35 27 136 33 40.3
Die Area (mm2) 0.07 0.54 0.6 0.13 0.146
Leakage Power (µW) 123 3200 184 7.2 0.73
1Every symbol contains 16 pulses
highest among all the works in the table. The most significant contribution
of our work is the reduction of the leakage power. The leakage power of
0.73 µW is the lowest. In [41], the oscillator is not gated and is always
on so the static power is high. The reason that [46] consumes such large
static power is unclear. It might come from the delay cell which has a
current source bias. The IR-UWB transmitter in [52] is implemented in a
mostly-digital way. Its leakage power is much smaller than the other two
references, yet it is larger than this work. It should be noted that not all
the designs referred in the comparison table had the goals of minimizing
the leakage power. Many of them have more focus on the system and the
transmitter is not optimized specifically.
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Figure 4.11: System architecture of the proposed time-to-digital converter.
4.3 IR-UWB Receiver with a Coarse-fine
TDC
4.3.1 Introduction and System Architecture
TDC can be categorized in similar ways as ADC. There are pipelined
TDC [80], SAR TDC [81, 82] and cyclic TDC [79]. To realize a large
dynamic range, the multilevel or coarse-fine structure is often used in
TDC design [78, 83]. The coarse stage sets the approximate position by
delay interpolation or oscillator-based counter. The fine stage generates
the high-resolution time Least Significant Bits (LSBs). As in Sigma-delta
Analog-to-digital Converter (SDADC) which exploits noise shaping to
achieve high voltage resolution, noise shaping could also be used in TDC.
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It is interesting to see that gated ring oscillator inherently possesses the
character of noise shaping [84, 85]. A SDTDC was also proposed in [86].
The system architecture of the proposed TDC which could be used in SOC
IR-UWB radar is shown in Fig. 4.11. The phase interpolator is used as
the coarse stage of the TDC. Based on the position of the detect arrived
pulse, the closest phases relative to the arrived pulse are selected by the
phase selector and the fine stage of TDC generates the fine LSBs.
The requirements of the dynamic range and resolution of the TDC
can be estimated based on the below calculations. Assume the reference
oscillator frequency is fref=50 MHz, the maximum time delay of the
transmitted and the received pulses is 20 ns. This implies a maximum
detection range of 3 meters. The phase interpolator then generates 8
phases. With an additional 3-bit counter and a recirculating oscillator,
the delay per stage for the phase interpolator is ∆=20ns/8/8 = 312.5 ps.
This is a suitable delay range in a 130 nm CMOS process. Note that
the human respiration rate and heart-beat rate are below f0=5 Hz, and





= 5× 107 (4.1)
The oversampling results in shaped noise spectrum. The oversampled





















CHAPTER 4. A Low-power Low-leakage IR-UWB Transmitter and an IR-UWB Receiver with a
Coarse-fine TDC in 130-nm CMOS process










Substitute the parameters above results in a distance resolution of
about 1.5 × 10−8ps. Note that 1mm distance corresponds to a time of
6.7ps. The ideal resolution which can be achieved by SDTDC fully meets
the requirements for sensing the human vital signs.
4.3.2 Circuit Designs and Simulation Results
4.3.2.1 Receiver Front-end
The circuit of the non-coherent IR-UWB receiver front-end, the LNA
and the Pulse Detector (PD), is shown in Fig. 4.12. Compared with
the design in Chapter 3, the LNA includes several on-chip inductors. The
process we used is 130 nm CMOS process compared with the 65 nm CMOS
process used in Chapter 3. Inductorless design is not able to provide enough
wideband input matching and gain bandwidth in this design. The first
stage of the LNA is a current-reuse complimentary CG stage. The second
stage is a cascode CS stage with a inductive load. The circuit of the PD is
similar with that in Chapter 3. The input bias of the first stage is adjusted
so that it reaches the threshold level of the inverter. The second stage
is a self-biased amplifier and is followed by four stages of inverters which
digitize the detected pulse.
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Figure 4.12: Circuit of the receiver front-end, LNA and Power Detector.
4.3.2.2 Time-to-digital Converter
The multilevel coarse-fine structure is used for implementing the
TDC with high dynamic range and high resolution. An recirculating
Ring Oscillator (RO) is used as the coarse phase interpolator. The circuit
schematic of the recirculating RO is shown in Fig. 4.13. For every 8
cycles, the divider and the select logic change the control signals of the
first multiplexer and the reference clock is injected into the oscillator [87].
The recirculating RO reduces the number of delay stages significantly.
This design generates 8 × 8 = 64 phases using only 4 differential delay
stages. With an additional phase comparator and a digital controller, the
recirculating RO could evolve into a multiplying DLL [87]. The timing
diagram of the recirculating RO is shown in Fig. 4.14.
The circuit of the delay element is shown in Fig. 4.15. By using a
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Figure 4.13: Circuit of multi-phase recirculating oscillator.
c
20 ns









Figure 4.14: Timing diagram of multi-phase recirculating oscillator.
differential delay cell, four delay stages generate 8 phases and the immunity
to power supply variation is increased. The delay of the delay element is
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Figure 4.15: Circuit of the differential delay cell.
controlled in a fully digital manner. In order to achieve a linear tuning
control, segmented digital tuning is used [52]. The simulated delay of one
delay element versus the control word is plotted in Fig. 4.16. The delay
tuning is linear and all the results from different process corner simulations
cover the delay that we desire. The reference frequency can be changed to
make sure the next reference input arrives after the oscillator stops, as long
as the required detection range is met.
The digital phase selector selects the closest two phases related to
the input pulse, and the two phases are used as the reference timing edges.
The fine TDC is implemented by a SDTDC. The circuit of the first-order
SDTDC is shown in Fig. 4.17. The delta function is realized by a phase
detector while the sigma function is realized by integrating the current in
the capacitors. The comparator compares the voltage on the capacitor and
chooses the reference timing edge which opens the charge pumps. Based
on the output of the comparator, one of the references (E(i − 1), E(i))
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Figure 4.17: Circuit of the sigma-delta time-to-digital converter.
is selected. The reference edge is then combined with the input edge to
generate the UP or DOWN controls for the charge pump. For detailed
circuit implementations, a fully differential topology is used and the phase
selector and charge pump are combined as shown in Fig. 4.18. The SDTDC
is first-order and is inherently stable because the phase selector ensures that
the input edge is between the reference edges.
The simulated time-domain and frequency-domain analysis results are
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Figure 4.18: Circuit of combined phase selector and charge pump.
shown in Fig. 4.19. The DC idle tone is used as an input. The first-order
noise shaping is observed and multiple reference spurs are shown in the
simulation.
The simulated power consumption of different circuit blocks as
follows: LNA (5.3 mW), PD (0.2 mW), Recirculating RO (1.5 mW), Digital
Phase Selector (0.1 mW), SDTDC (0.3 mW). The power supply is 1.2 V.
4.3.2.3 Chip Implementation and Measurement Results
The chip was implemented in 130 nm digital CMOS technology and
the layout is shown in Fig. 4.20. The chip has been sent for fabrication in
December 2014. The chip will be received in approximately three months.
Measurement will be carried out once the chip is received and bonded on
test board.
Part of the measurement results are shown below. In Fig. 4.21,
the receiver detects a signal of -66 dBm at 10 Mbps. The delay tuning
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(a)
(b)
Figure 4.19: SDTDC output in (a) time domain (b) frequency domain.
measurement of the ring oscillator is shown in ig. 4.22. Delay of the ring
oscillator is closed to simulation in SS corner.
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Figure 4.20: Chip layout of the receiver with time-to-digital converter.
From the measurement, the fine TDC has some problems which we
are still trying to find the reasons. The problems are the both of the outputs
of the SDTDC are either at power or ground for different chips. One of
the most possible reasons might be the malfunction of the common-mode
feedback circuit.
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Figure 4.21: Time-domain measurement of the UWB receiver front-end.
Figure 4.22: Measured digital delay control of the delay element.
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Chapter 5
A Fully Integrated UWB
Event-Driven ECG SoC
5.1 Background and Introduction
Cardiovascular Disease (CVD) is the leading cause of death around
the world. In 2008, about 17.3 million people died from CVDs [88].
The deferred detection of CVD symptoms and the lack of timely
medical treatment often lower the patients survival rate. Because most
heart disorders occur in infrequent and unpredictable manners, accurate
diagnosis and risk assessment are possible only if the heart condition is
monitored and recorded continuously for long periods of time. To reduce
the heart attack risk and prevent severe heart damage, the patient should
have continuous ambulatory heart condition monitoring solutions. An
effective way of managing CVD is to use low-cost disposable wireless ECG
patch for continuous monitoring.
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The wearable ECG sensor could track the electrical activities of
the heart through capturing the ECG signals in a noninvasive manner.
The ECG signal is then transferred to the base station or internet. The
cardiologists can receive real-time data for interpretation and diagnosis.
The patient can benefit from preventional health care and early diagnosis
on heart conditions, without requiring frequent hospital visits or in-hospital
stays for ECG monitoring. In case of heart attack, emergency service will
be alerted immediately through wireless communication and internet, and
the chance of survival or near-complete recovery is significantly higher. The
main design targets for wearable ECG devices include high quality ECG
capturing, compact size, long battery life, comfortable and easy to use, and
also low cost.
In this chapter, we introduce a new wireless ECG sensor SOC.
It combines event-driven Level-crossing (LC) Analog-to-information
Converter (AIC) [89], IR-UWB transmitter and on-chip antenna with high
impedance ECG Analog Front-end (AFE) amplifier. The DC-coupled AFE
significantly improves the input impedance and signal quality, without any
active impedance boosting feedback loops [90]. The event-driven AIC
system includes a LC ADC with built-in QRS detection for heart rate
monitoring. The delta-modulated output is fed to a 3-5 GHz IR-UWB
transmitter with an on-chip antenna. Implemented in 0.13 µm CMOS
technology, the total power consumption for raw ECG signal transmission
is 2.89 µW, which is over 6 times better compared to state-of-the-art
designs [27, 91]. Also the sensor system does not require any external
components, e.g. clock, filters and off-chip antenna, making it a perfect
candidate for a low-cost disposable wireless ECG sensor.
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Proposed Wireless ECG Sensor System
Figure 5.1: Topology of IR-UWB
5.2 System Architecture
The architecture of the proposed ECG sensor system is shown in Fig.
5.1. The sensor first captures the single-channel ECG signal from the skin
surface through the low-noise AFE. The signal is then digitized through
an LC ADC with 32 quantization levels, and sent through the IR-UWB
transmitter. The communication at the transmitter side uses an on-chip
antenna to minimize the number of off-chip components. The receiver
tunnels the ECG data to the gateway such as the personal smartphone. The
data is then uploaded to the cloud database and sent to the professionals.
Our design mainly focuses on the sensor and the IR-UWB transmitter,
which is the most critical part in the system and also often limited by the
available power budget. The IR-UWB receiver and the decoder are not
attached to the human body, which allows less stringent requirements on
power and size. The receiver that we use is from Chapter 3.
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Figure 5.2: Circuit of ECG AFE
5.3 Circuit Design Considerations
5.3.1 DC-Input Front-End and Level-crossing ADC
The ECG AFE consists of two Instrumental Amplifiers (IAs) as
impedance boosting buffers, and a Programmable-gain Amplifier (PGA)
for gain control (Fig. 5.2). For dry electrode application, a high input
impedance is critical for good signal quality. In this design, the ECG
differential inputs are directly connected to the high input impedance gate
terminals of the IAs. To avoid saturation caused by electrode offsets, a
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Figure 5.3: Circuit of level-crossing ADC
pseudo resistor, which connects the input and the common mode VCM, is
used to stabilize the input baseline. The input dynamic range is further
enhanced by maintaining an AC gain of 50 which is set by the C1 capacitor
ratio, while suppressing the DC gain to one. The DC offset at the IA
output is then fully blocked by the following AC-coupled PGA. At the
PGA feedback branch, a pseudo resistor implemented using high-threshold
PMOS provides the high-pass cut-off of less than 0.05 Hz. An offset detector
which monitors the OTA inputs V1+ and V1− is proposed. Whenever V1+ or
V1− is higher than VCM , the capacitor Coff1 or Coff2 will be charged, and
trigger the reset to pull V1+ and V1− back to VCM . The input-sensing reset
mechanism helps to minimize the baseline settling time without violating
the high-pass requirement.
The LC ADC with uniform level quantization consists of two
continuous-time comparators to track the input, and samples the signal
whenever it changes more than one quantization level (Fig. 5.3). The
delta-modulated outputs, DIR and REQ representing the signal voltage
change direction and every level-crossing event, are encoded into a
bit-stream packet using Manchester coding for the IR-UWB Transmitter.
To further reduce the ECG data rate when required, a QRS detector circuit
is implemented. The QRS detection is based on counting the amplitude of
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Figure 5.4: Topology of IR-UWB transmitter with on-chip antenna
monotonic rising or falling LC events and comparing it with the pre-defined
QRS threshold. It identifies a rising edge with large amplitude as a QR
wave, and marks the following turning point as an R peak. By sending the
QRS peaks only, the transmission rate is reduced to only 1 bps.
5.3.2 UWB Transmitter and Antenna
The IR-UWB transmitter and the 2 mm × 2.5 mm on-chip coplanar
waveguide-fed monopole antenna are implemented to transmit the encoded
data. The schematic is shown in Fig. 5.4. One IR-UWB pulse is
generated by each rising edge of the encoded data. Monopulse minimizes
the hardware cost while it does not violate the FCC spectrum mask
since the data rate is very low and the on-chip antenna has very low
gain. The digital edge-combining technique is used to generate the
mono-cycle pulse while the cascade amplifier with optimized on-chip
inductor is used to drive the on-chip antenna. The pulse width is controlled
digitally (D0 − D3) by varying the load capacitance of the inverter. The
transmitter is activated only if encoded data pulses are received from the
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Figure 5.5: Die micrograph of the SOC
ADC. The heavy duty-cycling of the transmitter significantly reduces the
power consumption. This topology simplifies existing architectures while
achieving low leakage and high output voltage swing. The on-chip antenna
is implemented using the thick top metal layer. Its gain and input matching
is optimized for 3-5 GHz band with consideration of not occupying too much
area.
5.4 Simulation and Measurement Results
The chip was fabricated in a standard 130 nm CMOS technology.
The entire sensor operates under 1.2 V supply voltage, while the amplifier
and the ADC can work under 0.8 V supply. The die micrograph is shown
in Fig. 5.5, with most area occupied by the on-chip antenna.
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Figure 5.6: (a) Input-referred noise of the analog front-end, (b) Output
spectrum of the front-end and ADC.
The total power consumption is 2.89 µW for full-rate raw ECG
transmission, which is over one magnitude lower than the current
state-of-the-art designs.
The noise performance of the analog front-end amplifier is shown in
Fig. 5.6 (a). The front-end input-referred noise is 3.06 µVrms, integrated
from 0.5 Hz to 150 Hz. The input impedance is over 3.6 GΩ. Using a
10-Hz sinusoid testing signal input, we measured the signal reconstructed
from ADC output DIR and REQ. The spectrum is shown in Fig. 5.6 (b).
The front-end and the ADC achieve 42.2 dB SNR.
The measured transmitter’s output voltage swing is 600 mV when
terminated with a 50 Ω load (Fig. 5.7a) and achieves FCC compliance
at the data rate of 100 kbps (Fig. 5.7b). No violation on the FCC mask
is possible since the raw ECG data is below 100 kbps. The total power
consumption of the UWB transmitter is 1.46 µW at 100 kbps, in which
most of the power consumption is due to leakage. The power consumption
of the IR-UWB transmitter versus the data rate is plotted in Fig. 5.9 (a).
Below the data rate of 100 kbps, the leakage power is dominant and the
power consumption is unchanged with data rate. When the data rate is
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Figure 5.7: UWB TX output in (a) time domain and (b) frequency domain.









































Figure 5.8: On-chip antenna characteristics (a) Simulated and measured
input matching (b) Radiation pattern when Φ=0◦ and Φ=90◦ at 4 GHz.
higher than 1000 kbps, the power consumed by the pulse generation is much
larger than the leakage power, and the power increases linearly with data
rate. The de-embedded measurement of the on-chip antenna shows that it
achieves -10 dB return loss from 2 to 7 GHz (Fig. 5.8a). The simulated
radiation pattern indicates an omnidirectional pattern with a peak realized
gain of -37.3 dBi at 4 GHz (Fig. 5.8b). A custom-designed UWB receiver
with a PCB antenna is used to receive and demodulate the UWB signal
transmitted from this ECG sensor. The recovered ECG signal is shown in
Fig. 5.9 (b).
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Figure 5.9: (a) UWB TX power consumption vs data rate, (b) ECG signal
reconstructed from wireless transmission.
5.5 Summary
In this chapter, we presents a fully-integrated wireless ECG sensor. A
high-impedance front-end amplifier improves the ECG signal quality using
dry electrode. The event-driven ADC and QRS detector minimize the data
rate for the IR-UWB transmitter. Also as the antenna is integrated and
no crystal oscillators are needed, with very little extra off-chip components
are required. The total power consumption under raw ECG transmission







Designing low-power, energy-efficient wireless transceivers is one of
the key focuses in emerging applications such as IoT, biomedical systems
and wireless sensors. It is one of the hottest topics in academia and
industry. In this thesis, we explored one of the promising techniques
which could bring a low-power, low-complexity and cost-effective solution
to future wireless systems, the IR-UWB. We focused on applying
IR-UWB technology in low or medium-data-rate, short-range biomedical
applications. The system analysis was done and several prototype circuits
were built in standard CMOS processes, measured and compared with
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state-of-the-art references. We managed to meet the design goals despite
of the challenges and difficulties.
In the first part of the thesis, we gave an overview of the
state-of-the-art UWB techniques and illustrated the reason IR-UWB was
chosen to implement the following works. Based on the requirements of
power consumption, data rate, transmission range, circuit complexity and
cost, we determined that IR-UWB is used for the transceiver design.
In the second part of the thesis, the design procedures and
measurement results of an inductorless, miniature and multi-functional
CMOS IR-UWB was demonstrated. The reviews of the state-of-the-art
IR-UWB transmitters and receivers were performed first. The system
architecture and circuit implementations are determined by the system
requirements and the link budget analysis. The all-digital transmitter
generates IR-UWB pulses using edge combining technique and consumes
21.6 pJ/pulse at 10 Mbps. The data rate can be scaled up to 150 Mbps.
A novel active-inductor-based technique is proposed for the LNA that
achieves ultra-wideband input impedance matching in the receiver. The
non-coherent receiver employs a simple demodulation and synchronization
circuit to achieve self-synchronization without any on-chip or external
oscillator. Consuming 6.4 mW, the receiver attains -64 dBm sensitivity at
10 Mbps. The chip is implemented in a 65 nm digital CMOS process and
occupies only 0.04 mm2. Measurement shows that the transceiver/radar
is capable of sensing the human’s respiratory rate. The low power
consumption, less circuit complexity and low cost make it suitable for
biomedical applications. The transceiver/radar was implemented in
standard 65 nm digital CMOS process.
In the third part of the thesis, the design procedures and measurement
results of a low-power and energy-efficient CMOS IR-UWB transmitter was
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introduced. A DCO generates the carrier frequency and a TSPC mask
generator generates the pulse mask. The oscillator output and pulse mask
are then combined using a cascode output driver stage with an on-chip
inductor load. The leakage power is 725.9 nW, which is better than the
other state-of-the-art works. The DC energy per pulse is EdTX = 36.9
pJ/pulse and the transmitted pulse energy is EpTX = 3.6 pJ/pulse. Thus,
the transmitter achieves a maximum efficiency η = 8.6%, which is among
the best of the reported works. An IR-UWB receiver with a coarse-fine
TDC is also included, a multiple-phase DCO is used as the coarse TDC
while the fine TDC is realized by an SDTDC. The TDC is designed to
achieve a fine resolution with a large dynamic range.
Finally, we show a case study in which the IR-UWB transceiver is
integrated with biomedical sensors in an SOC! system. The SOC includes
an ECG sensor front-end, a level-crossing based asynchronous ADC, a
low-power IR-UWB transmitter and an on-chip antenna. Implemented
in 130 nm digital CMOS process, the system consumes 2.89 µW under 1.2
V supply while transmitting the raw ECG data.
6.2 Recommendations of the Future Work
The power consumption of the IR-UWB receiver could be further
reduced by duty-cycling the analog/RF front-end. In [92], the
self-synchronization which shuts the RF front-end was achieved. The
off-chip oscillator is required and timing recovery circuit is complex. There
are still opportunities to further reduce the power and circuit complexity
of the IR-UWB receiver. Another possible future work is to integrate
transceiver and NB transceiver together. UWB transceiver is used for
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low-power short-range communication, while NB transceiver is used for
low-range communication consuming more power. It is desirable that the
transceiver is in compliance with the IEEE 802.15.6 standard.
The decouple of the large dynamic range and the high resolution
is an another interesting topic associated with the TDC. Though the
large detection range (tens of centimeters) is required, the range in
which high timing resolution should be achieved is very small. From
calculation we could find that when the movement of the chest is detected
by the IR-UWB radar with a TDC, only a few LSBs change. This
implies novel TDC architecture and circuits can be further investigated
for this kind of sparse-event sensing to reduce the circuit complexity
and power consumption. The discussions could also be extended to
another applications in which range finding is achieved, such as the
ultrasound transceiver and the imaging sensor. One enlightening direction
is compressive sensing, which is a newly invented signal processing
technique which addresses the detection and recovery of the sparse signals
[91].
In the recirculating DLL, the phase mismatch calibration was not
included in the thesis work. The phase mismatches of the phase generator
will cause nonlinearity in the TDC. On-chip nonlinearity calibration should
be included in the future designs. Multiple phase generators are not only
useful in TDC, but also very important in time-interleaved ADC and
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